A RISC-V Based Superscalar Out-of-Order Processor Design with Branch Stack

Ruiyang Zhu, Meitang Li, Tianrong Zhang, Yuan Shen, Kangjia Cai
Last updated on Apr 30, 2021
PDF
Design Diagram of the RISC-V Core
Architecture RISC-V SystemVerilog Out-of-Order R10K